{"site":"startup.is","path":"/projects/revela","title":"Revela","generated_at":"2026-10-14T04:33:29.058Z","data":{"site":"startup.is","org_key":"revelaisp.com","slug":"revela","name":"Revela","kind":"project","country":"xx","place_key":"xx/com","website":"https://revelaisp.com","summary":"a complete camera ISP generated from NumPy, running on FPGA","extra":{"launched":"2026-08-20","launch_post":"https://news.ycombinator.com/item?id=49374950","hn_score":2,"domain_created":null,"classified":{"kind":"project","confidence":0.88,"model":"jev-1.13.0"},"address":null,"phones":[],"email":null,"profiles":[],"rating":null,"reviews":null,"rating_source":null,"rating_read":null,"also_listed_as":[],"related":[],"listing_seen":null,"listed_since":"2026-08-20","located_by":null,"place_from":null},"status":"published","provenance":[{"field":"name","from":"hn_show","observed_at":"2026-08-20","url":"https://news.ycombinator.com/item?id=49374950"},{"field":"website","from":"hn_show","observed_at":"2026-08-20","url":"https://news.ycombinator.com/item?id=49374950"},{"field":"summary","from":"hn_show","observed_at":"2026-08-20","url":"https://news.ycombinator.com/item?id=49374950"}],"first_seen":"2026-10-05T14:51:00.973Z","last_verified":"2026-08-20","web":{"domain":"revelaisp.com","site_status":null,"captured_at":"2026-08-20T18:00:26.888Z","thumb_url":"https://cdn.backup.im/file/screenshot-archive/r/revelaisp.com_20260820_thumb.jpg","shot_url":"https://cdn.backup.im/file/screenshot-archive/r/revelaisp.com_20260820.jpg","desktop_thumb_url":"https://cdn.backup.im/file/screenshot-archive/r/revelaisp.com_20260820_desktop_thumb.jpg","title":"Revela ISP — an image signal processor written in NumPy","description":"An open image signal processor whose blocks are NumPy functions, compiled to bit-exact Verilog. Camera to screen, entirely in fabric, on a board anyone can buy.","synced_at":"2026-10-05T14:56:15.777Z"}}}